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Abstract
In reactive synthesis, the goal is to automatically generate an implementation from a specifica-
tion of the reactive and non-terminating input/output behaviours of a system. Specifications
are usually modelled as logical formulae or automata over infinite sequences of signals (ω-words),
while implementations are represented as transducers. In the classical setting, the set of sig-
nals is assumed to be finite. In this paper, we consider data ω-words instead, i.e., words over
an infinite alphabet. In this context, we study specifications and implementations respectively
given as automata and transducers extended with a finite set of registers. We consider different
instances, depending on whether the specification is nondeterministic, universal or deterministic,
and depending on whether the number of registers of the implementation is given or not.
In the unbounded setting, we show undecidability for both universal and non-deterministic
specifications, while decidability is recovered in the deterministic case. In the bounded setting,
undecidability still holds for non-deterministic specifications, but can be recovered by disallowing
tests over input data. The generic technique we use to show the latter result allows us to reprove
some known result, namely decidability of bounded synthesis for universal specifications.
1 Introduction
Reactive synthesis is an active research domain whose goal is to design algorithmic methods
able to automatically construct a reactive system from a specification of its admissible
behaviours. Such systems are notoriously difficult to design correctly, and the main appealing
idea of synthesis is to automatically generate systems correct by construction. Reactive
systems are non-terminating systems which continuously interact with the environment in
which they are executed, through input and output signals. At each time step, the system
receives an input signal from a set In and produces an output signal from a set Out. An
execution is then modelled as an infinite sequence alternating between input and output
signals, i.e., an ω-word in (In.Out)ω. Classically, the sets In and Out are assumed to be
finite and reactive systems are modelled as (sequential) transducers. Transducers are simple
finite-state machines with transitions of type States × In → States × Out, which, at any
state, can process any input signal and deterministically produce some output signal, while
possibly moving, again deterministically, to a new state. A specification is then a language
S ⊆ (In.Out)ω telling which are the acceptable behaviours of the system. It is also classically
represented as an automaton, or as a logical formula then converted into an automaton.
Some regular specifications may not be realisable by any transducer, and the realisability
problem asks, given a regular specification S, whether there exists a transducer T whose
behaviours satisfy S (are included in S). The synthesis problem asks to construct T if it
exists.
A typical example of reactive system is that of a server granting requests from a finite set
of clients C. Requests are represented as the set of input signals In = {(r, i) | i ∈ C} ∪ {idle}
(client i requests the ressource) and grants by the set of output signals Out = {(g, i) | i ∈
C} ∪ {idle} (server grants client i’s request). A typical constraint to be imposed on such a
system is that every request is eventually granted, which can be represented by the LTL
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formula
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i∈C G((r, i) → F (g, i)). The latter specification is realisable for instance by the
transducer which outputs (g, i) whenever it reads (r, i) and idle whenever it reads idle.
It is well-known that the realisability problem is decidable for ω-regular specifications,
ExpTime-c when represented by non-deterministic Bu¨chi automata [7] and 2ExpTime-c
for LTL specifications [13]. Such positive results have triggered a recent and very active
research interest in efficient symbolic methods and tools for reactive synthesis (see e.g. [1]).
Extensions of this classical setting have been proposed to capture more realistic scenarios [1].
However, only a few works have considered infinite sets of input and output signals. In the
previous example, the number of clients is assumed to be finite, and small. To the best of our
knowledge, existing synthesis tools do not handle large alphabets, and it is more realistic to
consider an unbounded (infinite) set of client identifiers, e.g. C = N. The goal of this paper
is to investigate how reactive synthesis can be extended to handle infinite sets of signals.
Data words are infinite sequences x1x2 . . . of labelled data, i.e., pairs (σ, d) with σ a label
from a finite alphabet, and d ∈ N. They can naturally model executions of reactive systems
over an infinite set of signals. Among other models, register automata are one of the main
extensions of automata recognising languages of data words [8, 15]. They can use a finite set
of registers in which to store data that are read, and to compare the current data with the
content of some of the registers (in this paper, we allow comparison of equality). Likewise,
transducers can be extended to register transducers as a model of reactive systems over data
words: a register transducer is equipped with a set of registers, and when reading an input
labelled data (σ, d), it can test d for equality with the content of some of its registers, and
depending on the result of this test, deterministically assign some of its registers to d and
output a finite label β together with the content of one of its registers. Its executions are
then data words alternating between input and output labelled data, so register automata
can be used to represent specifications, as languages of such data words.
Contributions We consider two classical acceptance conditions for register automata: non-
deterministic Bu¨chi and universal coBu¨chi, which give two classes of register automata
respectively denoted NRA and URA. Since NRA are not closed under complement (already
over finite data words), NRA and URA define incomparable classes of specifications. The
request-grant specification given previously with an infinite number of clients is expressible by
an URA [9]: whenever a request is made by client i (labelled data (r, i)), universally trigger a
run which stores i in some register and verifies that the labelled data (g, i) eventually occurs
in the data word; but no NRA can define it. On the contrary, consider the specification
S0: “any input data is copied on the output but one, which is replaced by some data which
occurred before it”, modelled as the set of data sequences d1d1d2d2 . . . d2i+1djd2i+2d2i+2 . . .
for all i ≥ 0 and j ≤ 2i + 1 (finite labels are irrelevant and not represented). S0 is not
definable by any URA (it would require to guess j, which can be arbitrarily smaller than
2i+ 1), but it is expressible by some NRA making this guess.
However, we show (unsurprisingly) that the realisability problem by register transducers
of specifications defined by NRA is undecidable. The same negative result also holds for URA,
solving an open question raised in [9]. On the positive side, we show that decidability is
recovered for deterministic Bu¨chi register automata (DRA). One of the difficulties of register
transducer synthesis is that the number of registers needed to realise the specification is,
a priori, unbounded with regards to the number of registers of the specification. We show
it is in fact not the case for DRA: any specification expressed as a DRA with r registers is
realisable by a register transducer iff it is realisable by a transducer with r registers.
A way to obtain decidability is to fix a bound k and to target register transducers with
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at most k registers. This setting is called bounded synthesis in [9], which establishes that
bounded synthesis is decidable in 2ExpTime for URA. We show that unfortunately, bounded
synthesis is still undecidable for NRA specifications. To recover decidability for NRA, we
disallow equality tests on the input data and add a syntactic requirement which entails
that on any accepted word, each output data is the content of some register which has
been assigned an input data occurring before. This defines a subclass of NRA that we call
(input) test-free NRA (NRAtf). NRAtf can express how output data can be obtained from
input data (by copying, moving or duplicating them), although they do not have the whole
power of register automata on the input nor the output side. Note that the specification
S0 given before is NRAtf-definable. We show that bounded synthesis is decidable for NRAtf,
by reduction to the synthesis problem over a finite alphabet. This reduction is sufficiently
generic to allow us to reprove the result of [9], with a rather short proof based on standard
results from the theory of register automata. Our results are summarised in Table 1.
Related Work As already mentioned, bounded synthesis of register transducers is considered
in [9] where it is shown to be decidable for URA. We reprove this result in a shorter way.
Our proof bears some similarities with that of [9], but it seems that our formulation benefits
more from the use of existing results. The technique is also more generic and we instantiate
it to NRAtf. NRAtf correspond to the one-way, non-deterministic version of the expressive
transducer model of [4], which however does not consider the synthesis problem.
The synthesis problem over infinite alphabets is also considered in [5], in which data rep-
resent identifiers and specifications (given as particular automata close to register automata)
can depend on equality between identifiers. However, the class of implementations is very
expressive: it allows for unbounded memory through a queue data structure. The synthesis
problem is shown to be undecidable and a sound but incomplete algorithm is given.
Finally, classical reactive synthesis has strong connections with game theory on finite
graphs. Some extension of games to infinite graphs whose vertices are valuations of variables in
an infinite data domain have been considered in [6]. Such games are shown to be undecidable
and some decidable restriction is proposed, which however does not seem to be applicable to
our context.
DRA NRA URA NRAtf
Bounded Synthesis ExpSpace Undecidable (k ≥ 1) 2ExpTime 2ExpTime
(Thm. 13) (Thm. 3) ([9] and Thm. 12) (Thm. 16)
General Case ExpSpace Undecidable Undecidable Open
(Thm. 6) (Thm. 2) (Thm. 4)
Table 1 Decidability status of the problems studied.
2 Data Words and Register Automata
For a (possibly infinite) set S, we denote by Sω the set of infinite words over this alphabet.
For 1 ≤ i ≤ j, we let u[i:j] = uiui+1 . . . uj , u[i:] = uiui+1 . . . the prefix of u starting at the
ith letter and u[i] = u[i:i] the ith letter of u. For u, v ∈ Sω, we define their interleaving
〈u, v〉 = u[1]v[1]u[2]v[2] . . .
Data Words Let Σ be a finite alphabet and D a countably infinite set, denoting, all over
this paper, a set of elements called data. We also distinguish an (arbitrary) data value d0 ∈ D.
C V I T 2 0 1 6
23:4 Synthesis of Data Word Transducers
Given a set R, we let τR0 the constant function defined by τR0 (r) = d0 for all r ∈ R. A labelled
data (or l-data for short) is a pair x = (σ, d) ∈ Σ×D, where σ is the label and d the data.
We define the projections lab(x) = σ and dt(x) = d. A data word over Σ and D is an infinite
sequence of labelled data, i.e. a word w ∈ (Σ×D)ω. We extend the projections lab and dt
to data words naturally, i.e. lab(w) ∈ Σω and dt(w) ∈ Dω. We denote the set of data words
over Σ and D by DW(Σ,D) (DW when clear from the context). A data word language is a
subset L ⊆ DW(Σ,D). Note that in this paper, data words are infinite, otherwise they are
called finite data words, and we denote by DWf (Σ,D) the set of finite data words.
Register Automata Register automata are automata recognising data word languages.
They were first introduced in [8] as finite-memory automata. Here, we define them in a spirit
close to [15], but over infinite words1.
A register automaton (RA) is a tuple A = (Σ,D, Q, q0, F, δ, R), where:
Σ is a finite alphabet of labels, D is an infinite alphabet of data
Q is a finite set of states, q0 ∈ Q is the initial state and F ⊆ Q is the set of final states
R is a finite set of registers. We denote TstR = 2R and2 AsgnR = 2R.
δ ⊆ Q× Σ× TstR × AsgnR ×Q is a set of transitions.
A transition (q, σ, tst, asgn, q′) is also written q σ,tst,asgn−−−−−−→A q
′. We may omit A in the latter
notation. Intuitively such transition means that on input (σ, d) in state q the automaton:
1. checks that tst is exactly the set of registers containing d: for all r ∈ tst, d is the current
content of register r and for all r /∈ tst, d is not in register r 2. assigns d to all the registers
in asgn (asgn might be empty) 3. transitions to state q′.
A is said to be deterministic (resp. complete) when, given any state, any label and any
possible test, at most (resp. at least) one transition can be taken: ∀q ∈ Q,∀σ ∈ Σ,∀tst ∈
TstR,∃≤1asgn ∈ Asgn,∃≤1q′ ∈ Q such that q σ,tst,asgn−−−−−−→ q′ (resp. ∀q,∀σ, ∀tst,∃≥1asgn,∃≥1q′
s.t. q σ,tst,asgn−−−−−−→ q′). Since tests are mutually exclusive, this syntactically ensures that for any
state and in any register configuration, the transition to take is determined by the input
l-data (respectively that a transition can always be taken, regardless the input l-data). The
class of deterministic register automata will be denoted DRA. Without loss of generality, and
unless stated otherwise, all automata are assumed to be complete.
Configurations and Runs A configuration is a pair (q, τ) ∈ Q× (R→ D). Given tst ∈ TstR
and d ∈ D, we say that τ, d satisfies tst, denoted τ, d |= tst if τ−1(d) = tst. Given a
transition t = p σ,tst,asgn−−−−−−→ p′, we say that (q, τ) enables t on reading (σ′, d) if q = p, σ′ = σ
and τ, d |= tst. We let next(τ, asgn, d) the configuration τ ′ such that ∀i ∈ asgn, τ ′(i) = d
and ∀i /∈ asgn, τ ′(i) = τ(i). We extend this notation to configurations as follows: if
γ = (q, τ) enables t on input (σ, d), the successor configuration of (q, τ) by t on input (σ, d) is
next(γ, asgn, d) = (p′, next(τ, asgn, d)). We also write next(γ, t, σ, d) to denote the successor
of (q, τ) by transition t when (q, τ) enables t on input (σ, d). The initial configuration is
(q0, τR0 ). Then, a run over a data word (σ1, d1)(σ2, d2) . . . is an infinite sequence of transitions
t0t1 . . . such that there exists a sequence of configurations γ0γ1 . . . such that γ0 is initial and
for all i ≥ 0, γi+1 = next(γi, ti, σi, di).
1 In the terminology of [10], it corresponds to multiple-assignment register automata with registers initially
filled, i.e. the class MF , with the additional requirement that all are filled with the same data.
2 Those sets are identical but have distinct semantics.
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Languages Defined by RA Given a run ρ, we denote by inf(ρ) the set of states that occur
infinitely often in ρ. We consider two dual acceptance conditions for RA: non-deterministic
Bu¨chi (NB) and universal co-Bu¨chi (UC). Given a RA A, depending on the acceptance
condition, it recognises LNB(A) = {w | there exists a run ρ on w such that inf(ρ) ∩ F 6= ∅}
or LUC(A) = {w | all runs ρ on w satisfy inf(ρ) ∩ F = ∅}.
Note that LNB(A) = LUC(A). We denote by NRA (resp. URA) the class of register
automata interpreted with a non-deterministic Bu¨chi (resp. universal co-Bu¨chi) acceptance
condition, and given A ∈ NRA (resp. A ∈ URA), we write L(A) instead of LNB(A) (resp.
LUC(A)). We also denote by DRA the class of deterministic Bu¨chi register automata.
3 Synthesis of Register Transducers
Specifications, Implementations and the Realisability Problem Let Σi and Σo be two
finite alphabets of labels, and D a countable set of data. A relational data word is an element
of w ∈ [(Σi × D).(Σo × D)]ω. Such a word is called relational as it defines a pair of data
words in DW(Σi,D)× DW(Σo,D) through the following projections. If w = x1ix1ox2ix2o . . . ,
we let inp(w) = x1
i
x2
i
. . . and out(w) = x1
o
x2
o
. . . We denote by RW(Σi,Σo,D) (just RW
when clear from the context) the set of relational data words. A specification is a language
S ⊆ RW(Σi,Σo,D) such that its input domain inp(S) is universal3, i.e. inp(S) = DW(Σi,D).
An implementation is a total function I : (Σi ×D)∗ → Σo ×D. We associate to I another
function fI : DW(Σi,D)→ DW(Σo,D) which, to an input data word wi = x1ix2i · · · ∈ Σi×D,
associates the output data word fI(wi) = x1ox2o . . . such that ∀i ≥ 1, xio = I(x1i . . . xi−1i ). I
also defines a language of relational data words L(I) = {〈wi, fI(wi)〉 | wi ∈ DW(Σi,D)}.
We say that I realises S when L(I) ⊆ S, and that S is realisable if there exists an
implementation realising it. The realisability problem consists, given a (finite representation
of a) specification S, in checking whether S is realisable. In general, we parameterise
this problem by classes of specifications S and of implementations I, defining the (S, I)-
realisability problem, denoted REAL(S, I). Given a specification S ∈ S, it asks whether
S is realisable by some implementation I ∈ I. We now introduce the classes S and I we
consider.
Specification Register Automata In this paper, we consider specifications defined from
register automata alternately reading input and output l-data. We assume that the set of
states is partitioned into Qi (called input states, reading only labels in Σi) and Qo (called
output states, reading only labels in Σo), where q0 ∈ Qi and F ⊆ Qi, and such that the
transition relation δ alternates between these two sets, with the restriction that no assignment
can be performed on the output data, ie δ ⊆ (Qi×Σi×TstR×AsgnR×Qo×2R)unionmulti(Qo×Σo×
TstR ×Qo). Indeed, if at least one register is tested for equality on the output (tsto 6= ∅),
then the output data is actually equal to an input data, so storing it again will not add any
information to the run. On the other hand, if tst = ∅, it means that the output data is
fresh w.r.t to the registers. If used later on in some equality test on the input, it amounts to
requiring the implementation to guess some future input, which is not doable for register
transducers (cf infra). It could also be used to test later outputs, but this does not provide
a significant increase in expressivity (the implementation device cannot store its output)
while inducing unnecessary technical complications. Such restriction is implicit in [9]. We
3 In the literature, the domain is usually total. We discuss the case of partial domain in Sec. 6.
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denote by DRA (resp. NRA, URA) the class of specifications defined by deterministic Bu¨chi
RA (resp. non-deterministic Bu¨chi RA, universal co-Bu¨chi RA).
Register Transducers As Implementations We consider implementations represented as
transducers processing data words. A register transducer is a tuple T = (Σi,Σo, Q, q0, δ, R)
where Q is a finite set of states with initial state q0, R is a finite set of registers, and
δ : Q × Σi × TstR → AsgnR × Σo × R × Q is the (total) transition function (as before,
TstR = AsgnR = 2R). When processing an l-data (σi, d), T compares d with the content of
some of its registers, and depending on the result, moves to another state, stores d in some
registers, and outputs some label in Σo along with the content of some register r ∈ R.
Let us formally define the semantics of a register transducer T , as an implementation IT .
First, for a finite input data word w = (σ1
i
, d1
i
) . . . (σn
i
, dn
i
) in Σi ×D)∗, we denote by (qi, τi)
the ith configuration reached by T on w, where (q0, τ0) is initial and for all 0 < i < n, (qi, τi)
is the unique configuration such that there exists a transition δ(qi−1, σii, tst) = (asgn, σo, r, qi)
such that τi−1, dii |= tst and τi = next(τi−1, dii, asgn). We let (σio, dio) = (σo, τi(r)) and
IT (w) = (σno , dno). Then, we denote fT = fIT and L(T ) = L(IT ). Note that if T is
interpreted as a DRA with exactly one transition per output state and whose states are all
accepting, then L(IT ) is indeed the language of such register automaton. We denote by
RT[k] the class of implementations defined by register transducers with at most k registers,
and by RT =
⋃
k≥0 RT[k] the class of implementations defined by register transducers.
Synthesis from Data-Free Specifications If in the latter definitions of the problem, one
considers specifications defined by RA with no registers, and implementations defined by RT
with no registers, then the data in data-words can be ignored and we are in the classical
reactive synthesis setting, for which important results are known:
I Theorem 1. [7] Given a (data-free) specification S defined by some (register-free) universal
co-Bu¨chi automaton or non-deterministic Bu¨chi automaton, the realisability problem of S by
(register-free) transducers is ExpTime-c.
4 Unbounded Synthesis
In this section, we consider the unbounded synthesis problem REAL(RA,RT). Thus, we do
not fix a priori the number of registers of the implementation. Let us first consider the case
of NRA and URA, which are, in our setting, the most natural devices to express data word
specifications. Unfortunately, the two corresponding problems happen to be undecidable:
I Theorem 2. REAL(NRA,RT) is undecidable.
Proof. We reduce the problem from the universality of NRA over finite words, which is
undecidable [11]. Let A be a (finite data-word) NRA. Consider S = S1 ∪ S2 ∪ T , where S1 =
{(w#u,w#u[2]u[1]u[3:]) | w ∈ DWf , u ∈ DW}, S2 = {(w#u,w#u) | w ∈ L(A), u ∈ DW}
and T = {(w,w) | w /∈ DWf#DW}. S is definable by a NRA running over relational data
words, because each component is and NRA are closed under union. Emulating the identity
over some NRA-definable domain is easy, so S2 and T are NRA-definable. To recognise the
interversion of u’s first two letters in S1, use a 2-register DRA which, upon reading u[1],
stores it in memory (label in the state, data in one register), then stores u[2] from the output,
checks that it is indeed the next input, and checks that u[1] is output right after.
Now, if A is universal, ie L(A) = DWf , then the identity idDW over DW realises S, since
then idDW ⊆ S and is of total domain. Conversely, if L(A) ( DWf , assume by contradiction
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that S is realisable by a register transducer I. Let w ∈ DWf\L(A). On input w#u, for any
u ∈ DW, we must have I(w#u) = w#u[2]u[1]u[3:]; but this implies guessing the second letter
of u while having only read the first one, which is not doable by any transducer. J
Actually, we can observe that such undecidability proof extends to REAL(NRA,RT[1]),
and thus for all REAL(NRA,RT[k]), k ≥ 1. Indeed, A is universal iff S is realisable by the
identity over data words, which is implementable using a 1-register transducer:
I Theorem 3. For all k ≥ 1, REAL(NRA,RT[k]) is undecidable.
Now, we can show that the unbounded synthesis problem is also undecidable for URA,
answering a question left open in [9].
I Theorem 4. REAL(URA,RT) is undecidable.
Proof. We reduce the problem from the emptiness problem of URA over finite words, which
is undecidable by a direct reduction to the universality problem of NRA, undecidable by [11].
First, consider the relation S1 = {(u#v, u#(coll(u)#)ω) | u ∈ DWf , v ∈ DW}, where
coll(u) is equal to u except that successive occurrences of the same data have been “col-
lapsed”, the data lying between them deleted. For instance, coll((a, 1)(b, 2)(b, 3)(a, 2)(b, 4)) =
(a, 1)(a, 2)(b, 4). S1 is recognisable by a URA, as proven in [5]: an URA can check that every
pair of successive letters in u appears between each #. Indeed, each run of the URA stores
u[i]u[i+ 1] for some i < |u| and checks that either u[i] repeats in the input, in which case the
run dies out, or that after every #, seeing u[i] implies seeing u[i+ 1] next. Note that for all
k ≥ 1, S1 ∩ {(u#v, u#w) | u ∈ DWf , v, w ∈ DW and |dt(u)| ≤ k} is realisable by a k-register
transducer: on reading u, store each distinct data in a register and its corresponding label in
memory, and update the label when reading the same data. After the #, repeatedly produce
coll(u). However, S1 is not realisable: when u has only distinct data, coll(u) = u so an
implementation must store lab(u) in memory, but the length of u is not bounded.
Then, let A be a URA over finite data words. Consider the specification S = S1 ∪ S2 ∪ T ,
where S2 = {(u#v, u#w#(a, d0)ω) | u ∈ DWf , v ∈ DW, w ∈ L(A)} and T = {(u,w) | u /∈
DWf#DW, w ∈ DW}. S has total domain, and is recognisable by a URA. Indeed, URA are
closed under union, by the same product construction as for the intersection of NRA [8], and
each part is URA-recognisable: S1 is, as described above, S2 is by simulating A on the output
to check w ∈ L(A) then looping over (a, d0), and T simply checks a regular property.
Now, if L(A) 6= ∅, let w ∈ L(A), and k its number of distinct data. Then S is realisable
by a k-register transducer computing u#(coll(u)#)ω when the number of data in u is smaller
than k, and, when it is bigger than k, by outputting u#ŵ#(a, d0)ω where ŵ is a membership-
preserving renaming of w using k distinct data of u (this can always be done thanks to the
so-called “indistinguishability property” stated in [8]). Conversely, if L(A) = ∅, then S is
not realisable. If it were, S ∩ DWf#DW = S1 would be too, as a regular domain restriction,
but we have seen above that this is not the case. Thus, S is realisable iff L(A) = ∅. J
However, we show that restricting to DRA allows to recover the decidability, modulo
one additional assumption, namely that every output transition of the specification such
that tst = ∅ (the output data is different from all register contents) leads to an absorbing
non-accepting state. We denote by DRA∅ this class of DRA. Such assumption rules out
pathological, and to our opinion uninteresting and technical cases stemming from the
asymmetry between the class of specifications and implementations. E.g., consider the single-
register DRA in Fig. 1a (finite labels are arbitrary and not depicted). It starts by reading
one input data d and stores it in r, asks that the corresponding output data is different
C V I T 2 0 1 6
23:8 Synthesis of Data Word Transducers
from the content d of r (with tst = ∅ depicted here 6=r), then accepts any output over any
input (transitions > are always takeable). It is not realisable because transducers necessarily
output the content of some register (hence producing a data which already appeared). On
the other hand, having tests tst = ∅ does not imply unrealisability, as shown by the DRA of
Fig. 1b: it starts by reading one data d1, asks to copy it on the output, then reads another
data d2, and requires that the output is either distinct from d1 or equal to it, depending on
whether d2 6= d1. It happens that such specification is realisable by the identity.
1 2 3
4
>, ↓ r 6= r
> >
(a) An unrealisable DRA.
1 2 3 5
4
6
7
>, ↓ r ↑ r
6=r,
↓ r
=r, ↓ r
6=r
=r
> >
(b) A similar DRA, suprisingly realisable.
Figure 1 Pathological DRA specifications.
To check for realisability of DRA∅-specifications with r-registers, we show that it suffices
to target transducers with r registers only.
I Proposition 5. Let S be a specification defined by a DRA∅ with r registers. If S is realisable
by a register transducer, then it is realisable by a transducer with r registers.
Proof. Let S = (Σi,Σo,D, QS , qS0 , FS , δS , RS) be a DRA∅ specification realisable by a
register transducer I = (Σi,Σo,D, QI , qI0 , δI , RI). From S, we extract a transducer I ′
realising S with RS registers, using I as a guide to make choices for the output. To this end,
we simulate I synchronously with S. However, we cannot properly simulate I, since we only
have RS registers, which are used to simulate S. Instead, we keep constraints in memory.
Constraints A constraint represents the equality relations between the registers in RS and
those in RI (note that such idea is pervasive in the study of registers automata, e.g. to
recognise the projection over finite labels). Thus, a constraint is a subset C ⊆ RS × RI ,
which is intended to be a set of equalities between the content of registers in RS and in
RI , as formalised later in property 5. Then, knowing tests tstS , tstI and assignments asgnS ,
asgnI performed by S and I respectively allows to update the constraints: we define
next(C, tstS , asgnS , tstI , asgnI) = C\((asgnS ×RI) ∪ (RS × asgnI))
∪((tstS ∪ asgnS)× (tstI ∪ asgnI))
For instance, assume RI = {r1, r2} and RS = {s1, s2}, and at some point in a run, we
have4 C = {(s2, r1), (s2, r2)}, i.e. s2 = r1 = r2 and s1 6= r1 (inequalities are implicit, since
C is an exhaustive list of equalities). Now, S reads some data d which satisfies the tests
tstS = {s1} in S and tstI = ∅ in I (such tests are consistent because s1 6= r1, r2), and
conducts assignments asgnS = ∅ and asgnI = {r2}. Then, on the one hand, s1 = r2 (both
contain d), and on the other hand s2 = r1 (since the content of those registers did not change).
Moreover, r1 6= r2 since r2 has been reassigned and s1 6= r1 still holds. This is represented
by the set of constraints C ′ = {(s1, r2), (s2, r1)}, and indeed, next(C, {s1},∅,∅, {r2}) = C ′.
Abstracting the behaviour of I modifies its language (it somehow simplifies it), but we
will see that what we build is still an implementation.
4 For readability, we confuse a register with its content.
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Definition of I ′ We build I ′ = (Σi,Σo,D, Q, q0, δ, RS), where Q = QS ×QI × 2RS×RI and
q0 = (qS0 , qI0 , RS ×RI); we now define δ. For each state (qSi , qI , C) ∈ Q, for each input test
(σi, tstSi ) ∈ Σi×TstRS , we construct a transition t = (qSi , qI , C)
σi,tstSi ,asgnS ,σo,so−−−−−−−−−−−−→
I′
(q′S
i
, q′I , C ′)
whenever there exist the following transitions of S and I:
tS
i
= qS
i
σi,tstSi ,asgnS−−−−−−−−→
S
qS
o
tS
o
= qS
o
σo,tstSo−−−−→
S
q′S
i
tI = qI σi,tst
I ,asgnI ,σo,ro−−−−−−−−−−−→
I
q′I
such that, for some fixed arbitrary order on RS , we have:
(i) tstI = {r ∈ RI | ∃s ∈ tstS
i
, (s, r) ∈ C}
(ii) C ′ = next(C, tstS
i
, asgnS , tstI , asgnI)
(iii) tstS
o
= {s ∈ RS | (s, ro) ∈ C ′}
(iv) so = min tstSo
Item (i) ensures with the help of constraints that in any reachable configuration of I ′,
there exists at least one input data which satisfies both tstS
i
and tstI , which allows I ′ to
synchronise S with I. Note that this does not means that I ′ is the synchronous product
of S and I on any input: since I ′ only has the registers of S, it cannot discriminate data
as subtly as I, and might thus adopt a different behaviour. For instance, it can be that
upon reading some input data word, at some point, I would store some input data d in some
register r that S would not, and use it later on in a test tstI = {r} to take different actions,
while neither I ′ nor S could discriminate between those choices: on reading d, I ′ simulates
S with tstS
i
= ∅ and synchronously simulates in I the transition with input test tstI = ∅.
Nevertheless, we show the existence of some relational data word common to I and I ′ for
each run of I ′ (which is also a run of S). This is sufficient to conclude that I ′ realises S,
because then each run of I ′, interpreted as a run of S, is accepting. Then, items (iii) and
(iv) ensures the same property as item (i) does, but this time on output positions.
We shall see that for a transition t such that (qS , qI , C) is accessible on some finite input
data word, tS
i
, tS
o
and tI exist and are unique. So, for a run ρ = t1t2 . . . of I ′, we define
ρS = tS
i1t
S
o1t
S
i2t
S
o2 . . . and ρI = tI1tI2 . . .
Proof of Correctness Let us show that I ′ is indeed a transducer realising S: we show that
for all ui ∈ DW(Σi,D), there exists a unique sequence of transitions ρ in I ′, a unique output
data word uo ∈ DW(Σo,D) (we denote u = 〈ui, uo〉) and a w ∈ L(I) such that:
1. ρI is the run of I over w
2. ρS is the run of S over w
3. ρ is the run of I ′ over u
4. ρS is the run of S over u
Note that the above properties imply lab(u) = lab(w), but it can be that u 6= w, which is
consistent with the observations we made. Let us show that they entail the result we need:
let ui ∈ DW(Σi,D) be some input data word. By property 3, fI′(ui) exists and is unique,
so I ′ has total domain. Now, by denoting ρS the run of S over u = 〈ui, fI′(ui)〉, we know
by property 2 that there exists w ∈ L(I) such that ρS is the run of S over w. Then, ρS is
accepting because I realises S so w ∈ L(S), hence u ∈ L(S). Thus, I ′ realises S.
The proof of properties 1-4 is rather technical, and can be found in Appendix A. J
Such result allows us to reduce unbounded synthesis to bounded synthesis for DRA∅.
Bounded synthesis is in ExpSpace for DRA (Thm. 13) and is the topic of the next section.
I Theorem 6. REAL(DRA∅,RT) is decidable in ExpSpace.
5 Bounded Synthesis: A Generic Approach
In this section, we study the setting where target implementations are register transducers in
the class RT[k], for some fixed k ≥ 0. We prove the decidable cases of the first line of Table 1
(page 3), by reducing the problems to realisability problems for data-free specifications.
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Abstract Actions We reduce the problem to a finite alphabet problem. Since we synthesise
k-register transducers, we take the input and output actions of the transducers as symbols of
our finite input and output alphabets. Let Rk = {1, . . . , k} and Tstk = Asgnk = 2Rk . The
finite input actions are Ak
i
= Σi × Tstk which corresponds to picking a label and a test over
the k registers, and the output actions are Ak
o
= Σo × Asgnk ×Rk, corresponding to picking
some output symbol, some assignment and some register whose content is to be output.
An alternating sequence of actions a = (σ1
i
, test1)(σ1o, asgn1, r1) · · · ∈ (AkiAko)ω abstracts
a set of relational data words of the form w = (σ1
i
, d1
i
)(σ1
o
, d1
o
) · · · ∈ RW(Σi,Σo,D) via a
compatibility relation that we now define. We say that w is compatible with a if there exists
a sequence of register configurations τ0τ1 · · · ∈ (Rk → D)ω such that τ0 = τRk0 and for all
i ≥ 1, τi, dii |= testi, dio = τi(ri) and τi+1 = next(τi, dii, asgni). Note that this sequence is
unique if it exists. We denote by Comp(a) the set of relational data words compatible with a.
Given a specification S, we let WS,k = {a | Comp(a) ⊆ S}. The set WS,k can be seen as a
specification over the finite input (resp. output) alphabets Ak
i
(resp. Ak
o
).
I Proposition 7 (Transfer). Let S be a data word specification. The following are equivalent:
1. S is realisable by a transducer with k registers.
2. The (data-free) word specification WS,k has universal input domain and, if the latter
holds, WS,k is realisable by a (register-free) finite transducer.
Proof. Let T be a transducer with k registers realising S. The transducer T can be seen as
a finite transducer T ′ over input alphabet Ak
i
and output alphabet Ak
o
. Moreover, since the
transition function of T is total, it is also the case of T ′ (this is required by the definition of
transducer defining implementations), and hence its input domain is universal.
First, assume by contradiction that WS,k has not a universal domain, i.e. there exists
i ∈ Ak
i
such that for all o ∈ Ak
o
, there exists a relational data word w ∈ RW(Σi,Σo,D)
such that w ∈ Comp(〈i, o〉) ∩ S, where S is the complement of S. Let o = fT ′(i) (it
exists since T ′ has universal domain). Let q0q1 . . . be the sequence of states of the run
of T ′ on i (which produces o). By the choice of i, there exists a relational data word
w = 〈wi, wo〉 ∈ Comp(〈i, o〉) ∩ S. Now, on reading wi, T produces wo, i.e. w = fT (wi),
because w ∈ Comp(〈i, o〉). Indeed, by definition of compatibility, there exists a unique
sequence of register configurations τ0τ1 · · · ∈ (Rk → D)ω on w which satisfies the conditions
of the definition of compatibility. Thus, (q0, τ0)t1(q1, τ1)t2 . . . is a run of T on w, where tj is
the transition (qj−1, i[j], o[j], qj). Hence, w ∈ S, since T realises S, contradicting w 6∈ S.
Now, since WS,k has universal domain, the realisability problem of WS,k is well-defined,
and we shall see that indeed, WS,k is realisable by T ′, i.e. L(T ′) ⊆WS,k. Take a sequence
a = a1e1a2e2 · · · ∈ L(T ′). We show that Comp(a) ⊆ S. Let w ∈ Comp(a). Then, there
exists a run q0q1q2 . . . of T ′ on a since a ∈ L(T ′). By definition of compatibility for w, there
exists a sequence of register configurations τ0τ1 · · · ∈ (Rk → D)ω satisfying the conditions in
the definition of compatibility. From this we can deduce that (q0, τ0)(q1, τ1) . . . is an initial
sequence of configurations of T over w, so w ∈ L(T ). Finally, L(T ) ⊆ S, since T realises S.
Conversely, suppose that WS,k is realisable by some finite transducer T ′ over the input
(output) alphabets Ak
i
(Ak
o
). Again, the transducer T can be seen as a transducer with k
registers over data words. Note that the definition of a transducer requires that its transition
relation is total. This is ensured by the fact the input domain of the implementation defined by
T ′ is universal. We show that T realises S, i.e., L(T ) ⊆ S. Let w ∈ L(T ). The run of T over
w induces a sequence of actions a in (Ak
i
Ak
o
)ω which, by definition of compatibility, satisfies
w ∈ Comp(a). Moreover, a ∈ L(T ′). Hence, since T ′ realises WS,k, we get Comp(a) ⊆ S, so
w ∈ S, concluding the proof. J
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5.1 The case of URA specifications
In this section, we fix k ≥ 0 the number of registers of the target implementations. We
show that for any S a data word specification given as some URA, the language WS,k is
effectively ω-regular, entailing the decidability of REAL(URA,RT[k]), by Proposition 7 and
the decidability of (data-free) synthesis. Let us first prove a series of intermediate lemmas.
We define an operation ⊗ between relational data words w ∈ RW(Σi,Σo,D) and sequences
of actions a ∈ (Ak
i
Ak
o
)ω as follows: w ⊗ a ∈ RW(Ak
i
, Ak
o
,D) is defined only if for all i ≥ 1,
lab(w[i]) = lab(a[i]) where lab(a[i]) is the first component of a[i] (a label in Σi ∪ Σo), by
(w ⊗ a)[i] = (a[i], dt(w[i])).
I Lemma 8. The language Lk = {w ⊗ a | w ∈ Comp(a)} is definable by some NRA.
Proof. We define an NRA with k registers which roughly follows the actions it reads on its
input. Its set of states is {q} ∪ AsgnR, with initial state q. In state q, it is only allowed to
read labelled-data in Ak
i
×D. On reading (σi, tst, d), it guesses some assignment asgn, goes
to state asgn, performs the test tst and the assignment asgn. In any state asgn ∈ AsgnR, it is
only allowed to read labelled-data of the form (σo, asgn, r, d), for which it tests whether d is
equal to the content of r. It does no assignment and moves back to state q. All states are
accepting. This NRA has constant size O(2k2) as k is fixed. J
Let S a specification defined by some URA AS with set of states Q. The following subset
of Lk is definable by some NRA, where S denotes the complement of S:
I Lemma 9. The language LS,k = {w ⊗ a | w ∈ Comp(a) ∩ S} is definable by some NRA.
Proof. Since S is definable by the URA AS , S is NRA-definable with the same automaton,
denoted now AS , interpreted as an NRA. Let B be some NRA defining Lk (it exists by
Lemma 8). It now suffices to take a product of AS and B to get an NRA defining LS,k. J
Given a data word language L, we denote by lab(L) = {lab(w) | w ∈ L} its projection on
labels. The language WS,k is obtained as the complement of the label projection of LS,k:
I Lemma 10. WS,k = lab(LS,k).
Proof. Let a ∈ (Ak
i
Ak
o
)ω. We have a ∈WS,k iff Comp(a) ⊆ S iff it is not the case that there
exists w ∈ Comp(a) ∩ S, iff it is not the case that there exists w ⊗ a ∈ LS,k, iff it is not the
case that a ∈ lab(LS,k) iff a ∈ lab(LS,k). J
We are now able to show regularity of WS,k.
I Lemma 11. Let S be a data word specification, k ≥ 0. If S is definable by some URA
with n states and r registers, then WS,k is effectively ω-regular, definable some deterministic
parity automaton with O(2n22r
2
) states and O(n.2r2) priorities.
Proof. First, LS,k is definable by some NRA of size O(2k
2
n) by Lemma 10, obtained as
product between the NRA AS and the automaton obtained in Lemma 8, of constant size
O(2k2), and with O(r+ k) registers. It is known that the projection on the alphabet of labels
of a language of data words recognised by some NRA is effectively regular [8]. The same
construction, which is based on extending the state space with register equality types, carries
over to ω-words, and one obtains a non-deterministic Bu¨chi automaton with O(n.4(r+k)2)
states recognising lab(LS,k). It can be complemented into a deterministic parity automaton
with O(2n2.4(r+k)
2
) states and O(n.4(r+k)2) priorities using standard constructions [12]. J
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We are now able to reprove the following result, known from [9]:
I Theorem 12. For all k ≥ 0, REAL(URA,RT[k]) is in 2ExpTime.
Proof. By Lemma 11, we construct a deterministic parity automaton PS,k for WS,k. Then,
according to Proposition 7, it suffices to (i) check whether WS,k has universal input domain,
and then (ii) check whether it is realisable by a (register-free) transducer. To check the first
step, we want to check whether the language L = {u ∈ (Ak
i
)ω | ∀v ∈ (Ak
o
)ω, 〈u, v〉 ∈WS,k} is
empty. We have WS,k = lab(LS,k) and it is recognisable by a Bu¨chi automaton of exponential
size (proof of Lemma 11), which can be turned, using universal transitions, into an alternating
Bu¨chi automaton of same size recognising L, whose emptiness can be checked in PSpace
using standard algorithms. Overall, the complexity of step (i) is ExpSpace.
Second step is decidable by Theorem 1. The way to decide it is to see PS,k as a two-player
parity game and check whether the protagonist has a solution. It is well-known that parity
games can be solved in time O(md) where m is the number of states of the game and d the
number of priorities. Since the number of priorities in PS,k is exponential, solving it requires
doubly exponential time, more precisely in O(2n316(r+k)
2
). J
By using similar techniques, we can slightly improve the latter complexity result when
the automaton is deterministic (the proof can be found in Appendix B):
I Theorem 13. REAL(DRA,RT[k]) is in ExpSpace.
5.2 The case of test-free NRA specifications
Unfortunately, by Theorem 3, the synthesis problem for specifications expressed as NRA is
undecidable, even when the number of registers of the implementation is bounded. And indeed,
if we mimic the reasoning of the previous section, Lemma 10 does not allow to conclude because
LS,k is definable by a URA but the string projection of a URA is not ω-regular in general. E.g.,
consider L = {(r, d1) . . . (r, dn)(g, d′1) . . . (g, d′m) | ∀i 6= j, di 6= dj ∧ ∀1 ≤ i ≤ n,∃j, d′j = di},
which consists in a word w ∈ rn with pairwise distinct data followed by a word w ∈ gm which
contains at least all the data of w (it is over finite words for simplicity but can be extended
to ω-words). L is recognised by the URA which, on reading (r, di), universally triggers a
run checking that 1. once a label g is read, only gs are read 2. (r, di) does not appear again
3. (g, di) appears at least once. Now, it is readily seen that lab(L) = {rngm | m ≥ n}, which
is not regular.
Thus, in this section, we consider a restriction on NRA which do not perform tests on
input data. A test-free register automaton is a tuple A = (Σi,Σo,D, Q, q0, F, δ, R) such that
δ ⊆ Q× Σi × AsgnR × Σo ×R ×Q. Such a register automaton reads two labelled data at
once. In a configuration (q, τ), when reading (σi, di)(σo, do), it can fire any transition of the
form (q, σi, asgn, r, σo, q′) ∈ δ such that τ(r) = do and move to configuration (q′, τ ′) where
τ ′ = next(τ, asgn, di). It is easily seen that a test-free register automaton can be converted
into a proper register automaton, justifying its name. Such automata will be interpreted by
a non-deterministic Bu¨chi acceptance condition; we denote the class NRAtf5.
It is not clear whether WS,k is regular for such specifications, but we show that it suffices
to consider another set denoted W tfS,k which is easier to analyse (and can be proven regular),
and based on the behaviour of S over input with pairwise distinct data. The intuition behind
restricting to such case is that NRAtf cannot conduct test on input data, so they behave
5 The bounded synthesis of URA is already decidable, so we do not consider their test-free restriction.
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the same on an input word whose data are all distinct, and such choice ensures that two
equal input data will not ease the task of the implementation. An interesting side-product
of this approach is that it implies that we can restrict to test-free implementations. A
test-free transducer is a transducer whose transitions do not depend on tests over input
data; formally δ : Q× Σi → AsgnR × Σo ×R×Q. In the following, we let AllDiff denote
the set of relational data words whose input data are pairwise distinct: AllDiff = {w =
(σ1
i
, d1
i
)(σ1
o
, d1
o
) · · · ∈ RW | ∀0 ≤ i < i′, di
i
6= di′
i
}; by convention d0
i
= d0.
I Proposition 14. Let S be a NRAtf specification. The following are equivalent:
(i) S is realisable
(ii) W tfS,k = {a ∈ (A∅i Ako)ω | Comp(a) ∩ S ∩ AllDiff 6= ∅}, where A∅i = Σi × {∅}, has
domain (A∅
i
)ω and is realisable (by a register-free transducer)
(iii) S is realisable by a test-free transducer
Proof. (i) ⇒ (ii): If S is realisable, then by Proposition 7 WS,k has total domain and is
realisable by some transducer I. Now, since transducers are closed under regular domain
restriction, W∅S,k = WS,k ∩ (A∅i Ako)ω has domain (A∅i )ω and is realisable by I ∩ (A∅i Ako)ω.
Moreover, W∅S,k ⊆ W tfS,k. Indeed, if Comp(a) ⊆ S, then, since S has total domain and
a ∈ (A∅
i
Ak
o
)ω, Comp(a) ∩ S ∩ AllDiff 6= ∅. Thus, W tfS,k also has domain (A∅i )ω and is
realisable by any transducer realising W∅S,k.
(iii)⇒ (i): is trivial.
(ii) ⇒ (iii): Intuitively, NRAtf can only rearrange input data (duplicate, erase, copy)
regardless of the actual data values (as there are no tests), so its behaviour on AllDiff
determines its behaviour on the entire domain. This can be formalised precisely through a
notion of data origins given a run (this notion is also made explicit in [4]).
To a run ρ = q0
σ1
i
,asgn1,r1,σ1
o−−−−−−−−−→ q1 σ
2
i
,asgn2,r2,σ2
o−−−−−−−−−→ q2 . . . corresponds the origin function
oρ : j 7→ max{i ≤ j | rj ∈ asgni}, with the convention max∅ = 0.
Now, for an origin function o : N\{0} → N and for a relational data word w ∈ RW, we
say w is compatible with the origin function o, denoted w |= o, whenever for all j ≥ 1,
dt(out(w)[j]) = dt(inp(w)[o(j)]), with the convention dt(inp(w)[0]) = d0.
The following lemma shows that actual data values in a word w do not matter with
respect to membership in some NRAtf, only the origin function does:
I Lemma 15. Let w ∈ RW and ρ a sequence of transitions of some NRAtf. Then,
(i) If ρ is a run over w, then w |= oρ.
(ii) If ρ is a run over w and w ∈ AllDiff, then for all o : N\{0} → N, w |= o⇔ o = oρ.
(iii) If w and ρ have the same finite labels and if w |= oρ, then ρ is a run over w.
Proof. (i) and (iii) follow from the semantics of NRAtf, which do not conduct any test on the
input data. The ⇐ direction of (ii) is exactly (i). Now, assume w ∈ AllDiff admits ρ as a
run, and let o such that w |= o. Then, let j ≥ 1 be such that dt(out(w)[j]) = dt(inp(w)[o(j)]).
By (i) we know that dt(out(w)[j]) = dt(inp(w)[oρ(j)]), so dt(inp(w)[o(j)]) = dt(inp(w)[oρ(j)]).
Since w ∈ AllDiff, this implies o(j) = oρ(j), so, overall, o = oρ. J
Now, assume W tfS,k is realisable by some transducer I. We show that I, when ignoring the
∅ input tests, is actually an implementation of S. Thus, let I ′ be the same transducer as I
except that all input transitions (σi,∅) are now simply labelled σi. Note that I ′, interpreted
as a register transducer, is test-free. Let w ∈ DW, and ai = lab(w)×∅ω be the input action
in A∅
i
with same finite labels as w. Let a = I(ai), and let w′ ∈ Comp(a)∩S∩AllDiff (such
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w′ exists because W tfS,k has domain (A
∅
i
)ω and I realises W tfS,k). Then, since lab(w) = lab(w′),
they admit the same run ρI in I, so w,w′ |= oρI . Then, w′ ∈ S, so it admits an accepting
run ρS in S, which implies w′ |= oρS . Moreover, w′ ∈ AllDiff so, by Lemma 15 (ii), we
get oρI = oρS . Therefore, w |= oρS , so, by (iii), w admits ρS as a run, i.e. w ∈ S. Overall,
L(I) ⊆ S meaning that I is a (test-free) implementation of S. End of proof of Prop. 14 J
Finally, W tfS,k = {a ∈ (A∅i Ako)ω | Comp(a) ∩ S ∩ AllDiff 6= ∅} is regular. Indeed,
W tfS,k = {a ∈ (A∅i Ako)ω | Comp(a) ∩ S∅ 6= ∅}, where S∅ is the same automaton as S except
that all transitions q σi,asgn,r,σo−−−−−−−→ q′ have been replaced with q σi,∅,asgn,r,σo−−−−−−−−−→ q′, because
Comp(a) ∩ S ∩AllDiff 6= ∅⇔ Comp(a) ∩ S∅ 6= ∅ (the ⇒ direction is trivial, and the ⇐
stems from the fact that an AllDiff input only takes tst = ∅ transitions).
Then, LtfS,k = {w ⊗ a ∈ RW⊗ (A∅i Ako)ω | w ∈ Comp(a) ∩ S∅} is NRA-definable. Indeed,
S is NRAtf-definable, so S∅ is NRA-definable, and by Lemma 8, Lk = {w⊗a | w ∈ Comp(a)}
is NRA-definable, so their product recognises LtfS,k. Finally, W tfS,k = lab(LtfS,k), and the
projection of a NRA over some finite alphabet is regular [8].
Overall, by Prop. 7 and Thm. 1, we get (the complexity analysis is the same as for URA):
I Theorem 16. For all k ≥ 0, REAL(NRAtf,RT[k]) is decidable and in 2ExpTime.
6 Discussion and Conclusion
In this paper, we have given a picture of the decidability landscape of the synthesis of register
transducers from register automata specifications, for natural acceptance conditions such
as deterministic Bu¨chi, non-deterministic Bu¨chi and universal co-Bu¨chi. Our complexity
results still hold if we take parity conditions, with the same proofs. We have also introduced
and studied test-free NRA, which do not have the ability to test their input, but still have
the power of duplicating, removing or copying the input data to form the output. We have
shown that they allow to recover decidability in presence of non-determinism, in the bounded
case. We leave open the unbounded case, which we conjecture to be decidable. As future
work, we want to study synthesis problems for specifications given by logical formulae, for
decidable data words logics such as two-variable fragments of FO [2, 14, 3].
We conclude by some discussion about a strong assumption we made, and which is also
implicitly made in [5, 9], about the input domain of the specification S : it is assumed
to be universal, i.e. to contain all possible data words. While such an assumption is not
harmful in general for synthesis over finite alphabets, because the domain, being regular,
can always be completed into a total domain, it is not the case for register automata, as
they are not closed under complement in general. Given some NRA, some URA or even some
DRA, checking this assumption, i.e. whether it defines a specification of universal domain
is undecidable. This can be shown from the undecidability of universality for NRA, and
by encoding NRA-languages as input domain of NRA-, and even DRA-specifications. The
realisability problem can also be defined when specifications do not have universal input
domain, by equipping transducers with acceptance condition and by asking that to realise a
specification, a transducer must additionally have the same input domain as the specification.
This relaxed setting of course preserves undecidability results but also turns decidability
results into undecidability ones. For instance, bounded synthesis of URA then becomes
undecidable. Consider some unrealisable URA specification Su and the following specification
S mapping w1#w2 to w1#w′2 such that (w2, w′2) ∈ Su, defined only when w1 is a finite data
word accepted by some URA A. Clearly, S is URA-definable and realisable iff its domain is
empty, i.e. L(A) = ∅. However, emptiness of URA is an undecidable problem.
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A Detailed proof of Proposition 5
Proof. Let us first recall here the properties we need to establish: we need to show that for
all ui ∈ DW(Σi,D), there exists a unique sequence of transitions ρ in I ′, a unique output
data word uo ∈ DW(Σo,D) (we denote u = 〈ui, uo〉) and a w ∈ L(I) such that:
1. ρI is the run of I over w
2. ρS is the run of S over w
3. ρ is the run of I ′ over u
4. ρS is the run of S over u
So, let ui ∈ DW(Σi,D). We build by induction on j the run ρ = ρ[1] . . . ρ[j] . . . in I ′ and
w = w[1] . . . w[j] · · · ∈ L(I) satisfying properties 1, 2, 3 and 4, as well as two additional
properties which will be needed in the induction: by letting (τ Ij )j∈N the sequence of register
configurations associated with ρI upon reading w, (τSj )j∈N the sequence of configurations
associated with the input states6 of ρS upon reading w, and (λj)j∈N the sequence associated
with (the input states of) ρS upon reading u, we have, for all j ∈ N:
5. for all s ∈ RS , for all r ∈ RI , (s, r) ∈ Cj ⇔ τSj (s) = τ Ij (r)
6. for all r, r′ ∈ RS , τSj (r) = τSj (r′)⇔ λj(r) = λj(r′)
More precisely, we show that for all j, assuming ρ[:j−1] and w[:j−1] have been constructed
and satisfy7 properties 1-6, we can extend ρ[:j−1] and w[:j−1] to ρ[:j] and w[:j].
Initialisation The base case is when j = 1. Then the prefix of u up to index 0 is ε, so
properties 1, 2, 3 and 4 trivially hold. Then, note that initially, τS0 = λ0 = τR
S
0 and τ I0 = τR
I
0 ,
i.e. all registers are initially filled with d0, so C0 = RS×RI satisfies property 5 and property 6
indeed holds.
Induction Now, assume that we have built ρ and w up to position j − 1, so that they
satisfy properties 1-6. Let us extend them with ρ[j] and w[j]. Thus, let (σj
i
, dj
i
) = ui[j]. We
first examine the behaviour of S on such input: in configuration (qS
ij−1, λj−1), d
j
i
passes the
test tstS
ij = {r ∈ RS | λj−1(r) = dji}. Thus, we let tSij the transition in S with input test
(σj
i
, tstS
ij) from qj in S (it exists and is unique since S is complete and deterministic). Before
determining the output transition tS
oj , we first have to define the corresponding wi[j] and to
examine the behaviour of I on such input.
Definition of wi[j] By property 6 and induction hypothesis, we know that for all r, r′ ∈
tstS
ij , τ
S
j−1(r) = τSj−1(r′), since it is the case for λj−1. So, if tstSij 6= ∅, τSj−1(tstSij) is a singleton
and we can define ej
i
= τSj−1(tstSij). Otherwise, it means d
j
i
is locally fresh w.r.t. λj−1, so take
some locally fresh data ej
i
/∈ τSj−1(RS) ∪ τ Ij−1(RI). Taking eji locally fresh also w.r.t. τ Ij−1
ensures that the transition taken in I also has input test tstI = ∅, otherwise I might adopt
a behaviour different from I ′. Then, define wi[j] = (σji , e
j
i
) (necessarily, lab(wi[j]) = σji ,
as noted above, otherwise u and w cannot have the same run in S). By construction, in
configuration (qSj−1, τSj−1), on reading wi[j], S takes transition tSij .
6 Since RA for specifications do not conduct assignments on the output, it is not necessary to take into
account the register configurations associated with output states, because they are equal to the ones
associated with the input states (i.e. for all j ∈ N, τSij = τSoj). Moreover, it allows to consider the same
index j for τS and τI , which makes the proof more readable.
7 We defined those properties for infinite sequences, but they are defined analogously for finite ones.
L. Exibard, E. Filiot and P.-A. Reynier 23:17
Property 6 Then, property 6 holds at step j because S takes the same input transition tS
i j
when reading ui[j] and wi[j] (since they have the same finite label and pass the same test
tstS
i j), so S executes the same assignment asgnSj , which affects the equalities in the same
way for τSj and λj (recall that we do not need to examine the output transition of S, since it
does not conduct an assignment so it does not affect the register configuration).
Property 1 Now, in configuration (qIj−1, τ Ij−1), e
j
i
passes tstI = {r ∈ RI | τ Ij−1(r) =
ej
i
} = {r ∈ RI | ∃s ∈ tstS
ij , τ
S
j−1(s) = τ Ij−1(r)} by definition of eji . Property 5 yields
tstI = {r ∈ RI | ∃s ∈ tstS
ij , (s, r) ∈ Cj−1}, so tstI = tstIj as defined in item (i) of the
construction of I ′. Let tIj = qIj−1
σj
i
,tstIj ,asgnIj ,σjo,rjo−−−−−−−−−−−−→
I
qI j be the transition taken by I on reading
wi[j]. Such transition exists and is unique since I is complete and deterministic over the
input, so property 1 holds at step j (assuming the transition tj in I ′ actually exists, which
we show later). Let wo[j] = (σjo, ejo), where ejo = τ Ij (rjo), be the output produced by I on
such transition.
Property 5 Before examining what happens for the output, we need to show that property 5
holds at step j. Actually, this directly follows from the semantics of register automata and
register transducers. Indeed, after executing assignments asgnSj and asgnIj , we have that for
all s ∈ RS and for all r ∈ RI , τSj (s) = τ Ij (r) iff either τSj−1(s) = τ Ij−1(r) and neither s nor r
have been assigned, or both s and r have been assigned ej
i
or tested for equality w.r.t. ej
i
, so
we indeed get that Cj satisfies the required property.
Property 2 Now, in configuration (qS
oj , τ
S
j ), ejo passes tstSo = {s ∈ RS | τSj (s) = ejo} = {s ∈
RS | τSj (s) = τ Ij (rjo)} by definition of ejo. By property 5, we get tstSo = {s ∈ RS | (s, rjo) ∈ Cj},
so tstS
o
= tstS
oj as defined in item (iii). Therefore, ρS up to step j is indeed the run of S over
w up to index j, and property 2 holds at step j.
Property 3 To show that the transition tj actually exists, it remains to show that there
exists sj
o
∈ RS such that (sj
o
, rj
o
) ∈ Cj . Assume by contradiction that it is not the case.
Then, by property 5 it means that ej
o
= τ Ij (rjo) is such that for all s ∈ RS , τSj (s) 6= ejo, so
upon reading wo[j] = (σjo, ejo) in configuration qSoj , τSj , S transitions to a non-accepting,
absorbing state by definition of the behaviour of DRA∅ on taking transitions labelled with ∅
tests. But this means that I does not realise S: since I is a transducer with total domain,
the partial run ρI we built so far can be extended with any suffix v = 〈vi, vo〉 ∈ RW accepted
by I from (qIj , τ Ij ), which yields some word wv ∈ L(I) such that wv /∈ L(S).
Overall, there indeed exists a transition (qS
ij−1, q
I
j−1, Cj−1)
σj
i
,tstS
ij ,asgnSj ,σo,sjo−−−−−−−−−−−−→
I′
(qS
ij , q
I
j , Cj)
in I on input (σj
i
, dj
i
). Let us summarise biefly why it is unique: once tstS
ij and Cj−1 are
fixed, 1. tS
ij exists because S is complete, and it is unique since S is deterministic 2. tIj exists
and is unique because tstIj is uniquely defined, and I is complete and deterministic over the
input 3. tS
ij and tIj determine Cj which determines tstSoj (by item (iii) of the definition of
I ′), hence determining tS
oj (because again, S is complete and deterministic) 4. finally, sjo is
chosen canonically. Thus, property 3 holds. Upon reading ui[j], I ′ takes such transition and
produces output uo[j] = (σjo, djo) where djo = λj(sjo).
Property 4 Finally, in configuration (qS
oj , λj), djo = λj(sjo) passes tst′
S
o
= {s ∈ RS | λj(s) =
dj
o
} = {s ∈ RS | λj(s) = λj(sjo)} = {s ∈ RS | τSj (s) = τSj (sjo)} by property 6, which implies
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tst′S
o
= tstS
o
= tstS
oj (where tstSo is the test validated by ejo in S, as defined above in the proof
of property 2). Thus, on reading dj
o
, S takes transition tS
oj , which means that ρS up to step
j is indeed the run of S over u up to index j, i.e. property 4 holds. J
B Proof of Theorem 13
Proof. We first define a DRA with k + 1 registers and O((k + 1)k+1) states recognising
Lk = {w ⊗ a | w ∈ Comp(a)}. It roughly follows the actions it reads on its input. The only
difficulty is that it has to decide where to assign the input data before actually receiving
asgn (this is easily done with a NRA by guessing the assignment in Lemma 8 but we need a
DRA here). To do so, it systematically stores the input data, using its additional register as
a buffer, and maintains the relation between its registers and the one of the hypothetical
transducer it simulates in its states as a function γ : Rk → Rk+1, in the spirit of what is
done to convert multiple-assignment RA to single-assignment ones [8].
Thus, its set of states is {i} × RRkk+1 unionmulti {o} × RRkk+1 × Rk+1. Its initial state is (i, idRk).
From a state (i, γ), it is only allowed to read labelled-data in Ak
i
×D. On reading (σi, tst, d),
it conducts γ(tst) (ie tests whether the registers containing d are exactly γ(tst)), assigns d
to r /∈ γ(Rk) (such r exists because |Rk+1| > |Rk|, and its choice can be made canonical by
taking for instance the register with minimal index), and transitions to the state (o, γ, r).
Note that remembering r is not strictly necessary since it can be inferred from γ, but it eases
our presentation. In any state (o, γ, r), it is only allowed to read labelled-data of the form
(σo, asgn, r′, d). Let γ′ be such that γ′(r′) = r if r′ ∈ asgn and γ′(r′) = γ(r′) otherwise. The
DRA then checks whether d is equal to the content of γ′(r′). It does no assignment and moves
to state (i, γ′). All states are accepting. This DRA has constant size O((k + 1)k+1) = O(2k2)
as k is fixed.
Now, let S be a DRA specification. Since Lk is definable by a DRA with O((k + 1)k+1)
states, LS,k is recognisable by a DRA of size O(n2k
2). Then, lab(LS,k) is recognisable by a
DFA of size O(n4(r+k)2) by adding equality types. Interpreted with a co-Bu¨chi acceptance
condition, it recognises the complement WS,k = lab(LS,k) (Lemma 10). Thus, checking that
WS,k has universal domain is doable in ExpSpace, as for URA.
Finally, deciding whether WS,k is realisable can be done by solving a co-Bu¨chi game,
which is doable in time O(m2) (this is a parity game with 2 priorities), where m is the
number of states of the game. Here, the number of states being exponential, the problem is
solvable in exponential time, more precisely O(n216(r+k)2). J
